Copyright 2014 IEEE. Published in 2014 IEEE SoutheastCon, Lexington, KY, 13 Mar - 16 Mar 2014. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works, must be obtained from the IEEE, 445 Hoes Lane, Piscataway, NJ 08855, USA. Tel.: 908-562-3966. See http://ieeexplore.ieee.org/search/searchresult.jsp?newsearch=true&queryText=Compensation+of+Frequency

+Dependent+Parasitic+Resistance+in+a+CMOS+Linvill+Negative+Inductor Compensation of Frequency Dependent Parasitic Resistance in a CMOS Linvill Negative Inductor

Varun S. Kshatri, John M. C. Covington III, Thomas P. Weldon, and Ryan S. Adams
Department of Electrical and Computer Engineering
University of North Carolina at Charlotte
Charlotte, NC, USA
tpweldon@uncc.edu

Abstract— This paper presents an effective approach for reducing parasitic resistance of a CMOS negative inductor with a single compensating resistor. A compensating resistor is used to mitigate the effect of parasitic resistance with quadratic frequency dependence. The undesired parasitic effect is induced by the inevitable finite drain-source resistance of the input CMOS transistor of the most common Linvill negative inductor configuration. In particular, a two-transistor Linvill negative impedance inverter is considered. Theoretical analysis and circuit simulations show that the parasitic CMOS drain-source resistance leads to this undesired quadratic frequency dependency, and the proposed simple compensation circuit is effective. Measured results are given for a prototype CMOS circuit demonstrating the proposed compensation method.

Keywords— negative inductance; quadratic frequency dependence; negative impedance inverter; CMOS; integrated circuit; non-Foster circuit

# I. INTRODUCTION

Non-Foster circuits such as negative inductors and negative capacitors offer the potential for increased bandwidth in a variety of applications such as wideband antennas, artificial magnetic conductors, and metamaterials with negative permeability [1]. For antennas, negative inductors can be used to achieve miniaturized, compact, multi-frequency or multifunction characteristics [2]. More recently, negative inductors have been used to create wideband artificial magnetic conductors to mitigate natural resonances of the inherently narrowband periodic grid of metallic patches that comprise these devices [3], [4]. Also, in metamaterials, negative inductors enable wideband negative permeability while eliminating the inherent narrowband resonances of a classical split-ring resonator [5], [6]. In all these applications it will be advantageous to use CMOS processes. Therefore, an improved CMOS negative inductor design is considered in this paper.

In particular, a two transistor CMOS negative inductor design is considered. This design is based on a Linvill negative impedance inverter circuit [7]. Although implementations of these circuits are common, it is easy to achieve broad compatibility with common system-on-a-chip using a CMOS implementation. processes implementations are less common due to performance limitations induced by CMOS transistor characteristics [8], [9]. In particular, a parasitic resistance with quadratic frequency dependence is commonly seen in this CMOS negative inductor circuit. Therefore, a simple and effective compensation

This material is based upon work supported by the National Science Foundation under Grant No. ECCS-1101939.

technique is proposed in this paper that does not require oversized transistors or wasteful bias current.

In the following sections the theory and limitations of the basic CMOS Linvill design is first considered, including the expected parasitic impedance resulting due to the CMOS transistors. In addition the theory of the compensation circuit is introduced. In the subsequent section, simulations show reduced parasitic resistance, improved Q, and compensation of quadratic frequency dependency using the proposed compensation method. Finally the layout and measured results of the proposed negative inductance circuit fabricated in  $0.5\mu m$  CMOS process is presented.

# II. BASIC PROPOSED CIRCUIT DESIGN AND ANALYSIS

The block diagram of Linvill negative inductance circuit is shown in Fig. 1. In this circuit, the input port impedance  $Z_{\rm in}$  is a function of the load impedance  $Z_L$ , as in prior bipolar transistor implementations, where  $Z_{in}$ =- $K/Z_L$  [10]. The detailed schematic including bias circuit used for this design is shown in Fig. 2, where the transistors M1 and M2 are the primary Linvill transistors, and resistors  $R_I$  and  $R_2$  establish a scaling factor for the inversion of the load impedance  $Z_L$ . Also, the bias current is by transistor M3 mirrored through transistor M4.

To analyze the circuit in Fig. 2, consider a small signal analysis of the circuit shown in Fig. 3 that includes parasitic impedances  $Z_{\rm ds1}$ ,  $Z_{\rm gs1}$ ,  $Z_{\rm gd1}$ ,  $Z_{\rm ds2}$ ,  $Z_{\rm gs2}$  and  $Z_{\rm gd2}$ . The Input impedance  $Z_{\rm in}$  is given by,  $V_i/i_i$ , and  $Z_{\rm in}$ , is found by solving the following three nodal equations at nodes  $V_i$ ,  $V_2$  and  $V_L$  in Fig. 3:




Fig. 1. Block diagram of the proposed negative inductor circuit.




Fig. 2 Schematic of proposed negative inductance circuit, including bias circuit detail.

$$\left(-g_{1} - \frac{1}{Z_{gs1}}\right)V_{i} + \left(-\frac{1}{Z_{ds1}}\right)V_{L} + \left(g_{1} + \frac{1}{Z_{ds1}} + \frac{1}{Z_{gs1}} + \frac{1}{R_{2}}\right)V_{2} = 0$$
 (1)

$$\left(g_{1} - \frac{1}{Z_{gd1} \parallel Z_{gd2}}\right) V_{i} + \left(\frac{1}{Z_{ds1}} + \frac{1}{Z_{gd1} \parallel Z_{gd2}} + \frac{1}{Z_{L} \parallel Z_{gs2}}\right) V_{L} + \left(-g_{1} - \frac{1}{Z_{ds1}}\right) V_{2} = 0$$
(2)

$$\left(\frac{1}{Z_{ds2}} + \frac{1}{Z_{gs1}} + \frac{1}{Z_{gd1} \parallel Z_{gd2}}\right) V_i + \left(g_2 - \frac{1}{Z_{gd1} \parallel Z_{gd2}}\right) V_L + \left(-\frac{1}{Z_{gs1}}\right) V_2 - 1 = 0,$$
(3)

where  $g_1$  and  $g_2$  are the trans-conductance of transistors M1 and M2, where  $Z_{ds1}$ ,  $Z_{gs1}$  and  $Z_{gd1}$  are the drain-source, sourcegate, and gate-drain parasitics of M1, where  $Z_{ds2}$ ,  $Z_{gs2}$  and  $Z_{gd2}$  are the respective drain-source, source-gate, and gate-drain impedances of transistor M2.




Fig. 3. Schematic of the proposed negative inductor circuit for analysis purposes that includes parasitic impedances.




Fig. 4. Theoretically calculated results in Mathcad showing compensated and uncompensated input impedance results. The solid lines are the compensated circuit with Re(Z) as the upper solid magenta curve and with Im(Z) as the lower solid red curve. The dotted lines are for the uncompensated circuit with Re(Z) as the upper dotted cyan curve and with Im(Z) as the lower dotted blue curve.

When these three nodal equations were solved for  $Z_{\rm in}$  using Mathcad, the solution is a large equation with many variables, too large to include here. Nevertheless, this solution for  $Z_{\rm in}$  is plotted in Mathcad between 10 MHz to 2 GHz in Fig. 4 with dotted lines for the uncompensated circuit with Re(Z) as the upper dotted cyan curve and with Im(Z) as the lower dotted blue curve. The solid lines in Fig. 4 are the compensated circuit (described later) with Re(Z) as the upper solid magenta curve and with Im(Z) as the lower solid red curve. In addition, it was observed that the stray impedances  $C_{\rm gd1}$ ,  $C_{\rm gd2}$ ,  $R_{\rm ds2}$  and  $C_{\rm ds2}$  tended to have larger influence on the input impedance  $Z_{\rm in}$ .

The circuit was also simulated in Agilent ADS. In the proposed design, all nMOS transistors are  $50\times0.5~\mu m$  and all pMOS transistors are  $100\times0.5~\mu m$ . From the simulation, nMOS transistor M2 has transconductance  $g_2=0.0055~S$ , and pMOS transistor M1 has a transconductance of  $g_1=0.00314~S$ . Also, the values of stray impedances and capacitances are  $R_p=3244~\Omega$ ,  $R_2=1000~\Omega$ ,  $R_3=3000~\Omega$ ,  $C_{gs1}=1.04\times10^{-13}~F$ ,  $C_{gd1}=3\times10^{-14}~F$ ,  $C_{gd2}=3\times10^{-14}~F$ ,  $C_{gd2}=1.1\times10^{-14}~F$ ,  $R_{ds2}=3077~\Omega$ , and  $C_{ds2}=2.4\times10^{-14}~F$ . It can be seen that the theoretical calculations in Fig. 4 closely match the ADS results of Fig. 5. In Fig. 5, the dashed lines show the uncompensated circuit with Re(Z) as the upper dashed cyan curve and with Im(Z) as the lower dashed blue curve. The solid lines in Fig. 5 show the compensated circuit (described later) with Re(Z) as the upper solid magenta curve and with Im(Z) as the lower solid red curve.

It was observed that the parasitic resistance  $R_{ds2}$  of M2 in Fig. 3 greatly influence the input impedance  $Z_{in}$ . As noted earlier, there is a parasitic resistance with quadratic frequency dependence of the real part of  $Z_{in}$ . To see how this parasitic resistance arises, reconsider Fig. 3 with only  $Z_{ds2}\!\!=\!\!R_{ds2}$ , and  $Z_{gs1}\!\!=\!\!Z_{gd1}\!\!=\!\!Z_{gd2}\!\!=\!\!Z_{gs2}\!\!=\infty$ . Then, the input current,  $i_i$  is approximated as

$$i_i \approx i_1 = g_2(v_L - v_1) + \frac{(v_i - v_1)}{R_{ds_2}},$$
 (4)

where  $i_1$  is the drain current of transistor M2, and  $g_2$  is the transconductance of transistor M2,  $R_{ds2}$  is the drain source




Fig. 5. ADS simulation results. The dashed lines show the uncompensated circuit with Re(Z) as the upper dashed cyan curve and with Im(Z) as the lower dashed blue curve. The solid lines show the compensated circuit with Re(Z) as the upper solid magenta curve and with Im(Z) as the lower solid red curve.

resistance of transistor M2. Since  $v_I = i_I R_I \approx i_i R_I$ , substituting for  $v_I$  in (4) and rearranging yields

$$i_i(R_{ds2} + g_2R_1R_{ds2} + R_1) - v_i = g_2v_LR_{ds2}.$$
 (5)

For the case  $R_1 = 0$ ,

$$i_i R_{ds2} - v_i = g_2 v_L R_{ds2} \,. \tag{6}$$

To solve for  $v_L$  in terms of  $v_i$ , let  $v_L = i_L Z_L$  and  $i_L = -i_2$ , so  $v_L = -i_2 Z_L$ . Since  $i_2 = g_L (v_1 - v_2)$ ,

$$v_L = -i_2 Z_L = -g_1 (v_i - v_2) Z_L . (7)$$

where  $Z_L$  is the load impedance in Fig. 3. Since  $i_L = -i_2$ , then  $v_L/Z_L = -v_2/R_2$ , and  $v_2 = -v_LR_2/Z_L$ . Substituting this result for  $v_2$  in (7) gives

$$v_L = -g_1 Z_L v_i / (1 + g_1 R_2) . (8)$$

Finally, combining (6) and (8) results in

$$Z_{in} = \frac{v_i}{i_i} \approx \frac{(1 + g_1 R_2) R_{ds2}}{1 + g_1 R_2 - g_1 g_2 R_{ds2} Z_L},\tag{9}$$

where  $Z_{\rm in}$  is the desired expression for the approximation of input impedance of the circuit in Fig. 3. The load  $Z_{\rm L}$  in (9) is a capacitor C with a parallel resistance  $R_{\rm p}$  due to transistors M1, M2 and M3, so the load impedance is given as

$$Z_L = C||R_n, \tag{10}$$

where  $R_p = (R_{ds1} + R_2)||(R_3 + R_{ds3}).$ 

To see the dominant mechanism in creating the undesired parasitic resistance with quadratic frequency dependence, the result in (9) can be approximated (after much rearrangement) as

$$Z_{in} \approx \frac{-j\omega K_1}{K_3} + \omega^2 \frac{R_{ds2}K_2^2}{K_3^2},$$
 (11)




Fig. 6. Layout of Negative Inductance Circuit with bias shown.

where  $K_1$ =  $R_{ds2}$  (1+ $g_1R_2$ ),  $K_2$ = 1+  $g_1R_2$ ,and  $K_3$ =  $R_{ds2}$  ( $g_1g_2$ )/C. The above result in (11) shows that the input impedance  $Z_{in}$  is a negative inductance L= - $K_1/K_3$  in series with a resistance having a quadratic frequency dependence due to  $\omega^2$  term. In addition  $R_{ds2}$  plays a dominant role in this parasitic resistance since the quadratic term disappears when  $R_{ds2}$ =0. Furthermore, this quadratic frequency dependence of Re(Z) can be seen in the plots of Figs. 4 and 5.

## III. COMPENSATION METHOD

It was found that a compensating resistor  $R_s$  can be applied in series with the load capacitance C to reduce the quadratic frequency dependence. To see this, consider the circuit in Fig. 1 where  $Z_L$  is a resistance  $R_s$  added in series with the conventional load capacitance C. This results in:

$$Z_{in} = \frac{-K}{Z_L} = \frac{-K}{RS + \frac{I}{j\omega C}} = \frac{1}{-\frac{R_S}{K} - \frac{1}{j\omega KC}} = -\frac{K}{R_S} || -j\omega KC,$$
 (12)

where a series resistance  $-K/R_s$  appears in parallel at the input  $Z_{\rm in}$ . This new parallel negative input resistance can be used to cancel the undesired effects of  $Z_{\rm ds2}=R_{\rm ds2}$  in (11), since  $R_{\rm ds2}$  also appears in parallel with the input  $Z_{\rm in}$ . When  $K/R_s=R_{\rm ds2}$ , then  $R_{\rm ds2}$  in parallel with  $K/R_s$  becomes an open circuit, and the input impedance  $Z_{\rm in}$  becomes a pure reactance, and the quadratic term in (11) disappears.

The Re(Z) for the compensating circuit is shown as the upper solid magenta curves Fig. 4 and Fig. 5. In these results the compensating resistor  $R_s$  is 275 ohms, and the load capacitance C is 1 pF. In Fig. 4 and 5, the quadratic frequency dependence of Re(Z) is greatly reduced, and there is almost no change of Re(Z) over frequency from dc to 400 MHz. In the compensated and uncompensated cases of Fig. 4 and 5, Im(Z) is seen to be the desired negative inductance as evidenced by the downward slope of Im(Z) from dc to approximately 600 MHz. Beyond 600 MHz, the Im(Z) is dominated by a parasitic capacitance of 0.13 pF. At low frequencies, the input




Fig. 7. Photograph of negative inductance circuit, where the black box on the left encloses the uncompensated design and the black box on the right encloses the compensated design.

impedance is approximately -87 ohms resistance in series with a -300 nH inductance.

#### IV. MEASURED RESULTS

The layout of the proposed design in 0.5 micron CMOS is shown in Fig. 6. A photograph of the chip is shown in Fig. 7, where the black box on the left encloses the uncompensated design and the black box on the right encloses the compensated design. Vdd was adjusted to 4.1 V and 1.5 V dc bias at V<sub>i</sub> to compensate for actual resistance values on the fabricated chip and approximately the original current levels. results are shown in Fig. 8, where the dashed lines are for the uncompensated circuit with Re(Z) as the upper dashed cyan curve and with Im(Z) as the lower dashed blue curve. The solid lines in Fig. 8 are the compensated circuit with Re(Z) as the upper solid magenta curve and with Im(Z) as the lower solid red curve. As can be seen, the compensation circuit reduces the frequency dependence of Re(Z) in the measured results of Fig. 8. The measured results in Fig. 8 correspond well with the simulated results in Fig 5 up to about 200 MHz. More importantly the compensation method reduces parasitic resistance effects both in the measured results of Fig. 8 and simulated results in Fig. 5.

## V. CONCLUSION

A Linvill negative inductor circuit is presented and designed in 0.5 micron CMOS process. The transistors introduce a frequency dependent parasitic resistance at the input impedance that is accounted for in the analysis. The proposed circuit incorporates a single compensating resistor Rc placed in series with the load capacitor, such that it greatly mitigates the frequency dependency of the parasitic resistance. This compensation method is a simple and effective approach for decreasing quadratic frequency dependent parasitic resistance in CMOS transistor circuit without the complexity of oversized transistors or wasteful bias current. Simulation and measured results confirm the efficacy of the approach.




Fig. 8. Measured results showing compensated and un-compensated input impedance results. The solid lines are the compensated circuit with Re(Z) as the upper solid magenta curve and with Im(Z) as the lower solid red curve. The dashed lines are for the uncompensated circuit with Re(Z) as the upper dashed cyan curve and with Im(Z) as the lower dotted blue curve.

#### ACKNOWLEDGMENT

This material is based upon work supported by the National Science Foundation under Grant No. ECCS-1101939.

## REFERENCES

- S. Tretyakov, "Meta-materials with wideband negative permittivity and permeability," Microw. Opt. Technol. Lett., vol. 31, no. 3, pp. 163-165, 2001
- [2] C. R. White, J. W. May and J. S. Colburn, "A variable negative-inductance integrated circuit at UHF frequencies," IEEE Microwave and Wireless Components Letters, vol.22, no.1, pp. 35-37, Jan. 2012.
- [3] D. J. Gregoire, C. R. White and J. S. Colburn, "Wideband artificial magnetic conductors loaded with non-Foster negative inductors," IEEE Antennas and Wireless Propagation Letters, vol.10, pp. 1586-1589, 2011
- [4] D. J. Kern, D. H. Werner, and M. J. Wilhelm, "Active negative impedance loaded EBG structures for the realization of ultra-wideband artificial magnetic conductors," IEEE Ant. Prop. Int. Symp., vol.2, pp. 427-430, June, 2003.
- [5] K. Miehle, T. P. Weldon, R. S. Adams and K. Daneshvar, "Wideband negative permeability metamaterial with non-Foster compensation of parasitic capacitance," IEEE Antennas and Propagation Society International Symposium (APSURSI), pp. 1-2, 8-14 July 2012.
- [6] T. P. Weldon, K. Miehle, R. S. Adams and K. Daneshvar, "A wideband microwave double-negative metamaterial with non-Foster loading," 2012 Proceedings of IEEE SoutheastCon, pp. 1-5, 15-18 March 2012.
- [7] J. G. Linvill, "Transistor negative-impedance converters," Proceedings of the IRE, vol.41, no.6, pp. 725-729, June 1953.
- [8] M. J. M. Pelgrom, H. P. Tuinhout and M. Vertregt, "Transistor matching in analog CMOS applications," Electron Devices Meeting, IEDM, pp. 915-918, Dec. 1998.
- [9] J. J. Tzou, C. C. Yao, R. Cheung and H. Chan, "Some CMOS device constraints at low temperatures," IEEE Trans. Electron Device Letters, vol. 6, issue 1, pp. 33 -35, Jan. 1985.
- [10] S. E. Sussman-Fort (1998), "Gyrator-based biquad filters and negative impedance converters for microwaves," Int J RF and Microwave Comp Aid Eng, vol. 8, pp. 86-101.