Analog and Digital Communications
Project
Non-Foster Antenna Bandwidth for Wireless Systems
Overview
See schedule below for points weighting and due dates
Groups are expected to be the same as during semester, unless otherwise approved by email from instructor
SCHEDULE
- Schedule
- Due: in class 12/3/2019 (last class): FINAL REPORTS: worth 40 points
- Provide one hard copy during class
- DO NOT FORGET TO EMAIL a pdf copy of the final report to instructor during class (copied to your team)
- Due 6:00 PM 12/11/2019 (the day before scheduled final exam): FINAL VIDEO PRESENTATIONS: worth 30 extra credit points
- A pdf copy of your Powerrpoint final presentation emailed to instructor (backup plan, in case of video problems)
with email subject "ecgr4123 video pdf."
- 5 minute maximum video, 10 slides maximum, video of presentation uploaded on canvas for peer review
- Due 12/12/2019 (during scheduled final exam period): VIDEO PEER REVIEW: worth 20 extra credit points
- Online peer reviews to be completed during scheduled final exam time period (first 90 minutes)
- Online peer review time window will only be open during first 90 minutes of exam period
REQUIREMENTS
The requirements of this project are:
- Summarize a recent IEEE paper regarding the use of non-Foster circuits (such as negative capacitors)
- Where non-Foster circuits enable small antennas that are suitable for mobile communication at low frequency (under 1 GHz)
- Where non-Foster circuits enable small antennas having wide bandwidth to support broadband communication
- Papers will be assigned by instructor: (some papers have negative inductors and capacitors, but only simulate the negative capacitance as noted below)
- Use -9.6 pF from article and use Fig. 7 bandwidth of "UHF Electrically Small Box Cage Loop Antenna With an Embedded Non-Foster Load," by Justin Church ; Jia-Chi Samuel Chieh ; Lu Xu ; John D. Rockway ; Diana Arceo
- Use -2.2 pF from Fig. 3(a) and use Fig. 3(c) bandwidth of "Non-Foster Matched Antennas for High-Power Applications," by Minu M. Jacob ; Daniel F. Sievenpiper.
- Use -1.0 pF from article and use Fig. 2 bandwidth of "Non-foster broadband matching networks for electrically-small antennas," by Nikolay Ivanov, Bair Buyantuev, Viacheslav Turgaliev, Dmitry Kholodnyak
- Use -0.5 pF from Fig. 1 and use Fig. 1 bandwidths of "Non-foster circuits for small broadband antennas," by Stavros Koulouridis and John L. Volakis
- Simulate the non-Foster circuit (some papers have negative inductors and/or negative capacitors, but only simulate the negative capacitance as noted below)
- Read the report template before doing anything
- Simulate the negative capacitor using the op-amp feedback circuit that was discussed in class
- Do the simulation using the Keysight ADS simulator on linux
- In your report, compare the simulation result to the reactance of an ideal negative capacitor (or negative inductor)
- Use the Keysight ADS simulation file e4123F17negCap_a_wrk.7zads as your starting point
- See below for a tutorial on using the ADS simulator
- Write a 2-page IEEE-format report using the template e4123finalProjTemplate_cryp.zip (paswword is instructor last name)
- Use the report template
- Provide all required data as exemplified in the report template
- Table I with Bandwidth (passive compensated and non-Foster
compensated), physical size of antenna, half-wave dipole
size (calculate this as equal to half of a wavelength in free space,
where wavelength=speed-of-light/frequency-in-Hz), and non-Foster
capacitance (and non-Foster inductance, if
applicable)
- Table II with impedance at lower and upper ends of non-Foster
bandwidth for the simulated negative capacitor and ideal negative
capacitor
- Fig. 1 is a picture of the antenna (NOT the schematic) from
your assigned paper ( for Koulouridis paper use the simple sketch in Fig
1a)
- Fig. 2 is a picture (or pair of pictures, depending on the
paper you were assigned) of the passively-compensated and non-Foster
compensated bandwidths from your assigned paper
- Fig. 3 is a simple schematic to go with the equation describing your theory
- Fig. 4 is the Keysight ADS schematic of your circuit clearly showing your component values
- Fig. 5 is your simulation result for the assigned negative capacitance (see above, it differs for each paper)
- YOU MUST ADD CAPTIONS AND FIGURE NUMBERS TO ALL FIGURES!!
- DO NOT FORGET TO EMAIL a pdf copy of the report to the instructor
- IN NO CASE may code or files or data or pictures be exchanged
between student groups, there is to be NO COPYING of
reports
- Prepare powerrpoint slides
- Maximum: 10 slides
- REQUIRED slides as a minimum
- Slide with presentation title and optional group member names (groups may remove names from video if you prefer to remain anonymous)
- Slide containing Table I along with the Fig. 1 picture of the antenna from your assigned paper
- Slide containing the Fig. 2 picture (or pair of pictures, depending on the paper assigned) of the
passively-compensated and non-Foster compensated bandwidths from your
assigned paper
- Slide containing the Fig. 3 simple schematic to go with the equation describing your theory PLUS the theory equations
- Slide containing the Fig. 4 iKeysight ADS schematic of your circuit clearly showing your component values
- Slide containing Table II along with the Fig. 5 is your simulation result for the assigned negative capacitance
- DO NOT FORGET TO EMAIL a pdf copy of the powerrpoint to instructor (as a backup in case of video problems)
- IN NO CASE may code or files or data or pictures be exchanged
between student groups, there is to be NO COPYING of powerrpoint slides
- Prepare presentation video
- Record video 5 minute maximum video,
- Upload to canvas
- IN NO CASE may code or files or data or pictures be exchanged
between student groups, there is to be NO COPYING of videos
- Participate in peer review of final presentation videos during the final exam session
KEYSIGHT ADS SIMULATION
- To run the simulation, follow these steps
- log into a linux workstation
- Create a folder "apps" with subfolder "ads" in your linux home
directory if your do not already have an "apps/ads" folder (yellow
arrow below)
- Copy the archive simulation file e4123F17negCap_a_wrk.7zads that was downloaded above to your apps/ads folder
- Run the Keysight ADS simulator from the menu (blue arrow below) as follows:
- Choose the inclusive license and click OK (red arrows above)
- In the ADS window that pops up, navigate to your apps/ads folder
- Run the Menu::File::Unarchive command (red arrow below)
- In the popup, select the archive and click open (blue arrows above)
- In the next popup, select your apps/ads directory as the
destinaton for the files to be unarchived and click next (orange arrows
above)
- In the next popup, select next (blue arrow below)
- On occasion, if you try to reload the same archive, you will need to rename the newly unarchived version (yellow arrow above)
- The next popup should accept defaults and click finish
- The archive should then appear in the main window as shown below
- Make sure that the folder view is open (blue arrow below)
- Double-click the schematic to open it (red arrow above)
- The schematic of the negative capacitor should appear as below
- If you make changes, save the file at the disk icon (blue arrow above)
- To find more components, use the pull-down (orange arrow above)
- To change simulation parameters, double-click the AC item (orange circle above)
- To change amplifier parameters, edit the items in the blue circle above or double-click the amplifier
- The resistor R1 is only to suppress "dc node warnings" and should be kept as 10 megohms
- The i_probe device (gray arrow above) measures the input current.
- Finally, run the simulation using the "gear" icon (red arrow above)
- The simulation should appear as below:
- To add markers, use the menu button (blue circle above)
- To add a plot, click the rectangular plot item (blue arrow above)
- To save, click the file icon (orange arrow above)
- To make changes to the plots (axes, colors, etc), double-click the plot area and edit the popup window parameters
- When you are satisfied with your design, dont forget to save the schematic and the plots!
Copyright 2017-2019 T. Weldon
Freescale, Kinetis are registered trademarks of Freescale
Semiconductor, Inc. Texas Instruments, TI, C2000, and
Code Composer Studio are a registered trademarks of Texas
Instruments Incorporated. Adafruit is a registered
TradeMark of Limor Fried. ARM, Cortex and Keil are
registered trademarks of ARM Limited (or its subsidiaries).
Apple, Yosemite, Mac OS, iPhone, iPad, MacBook, Mac, iTunes, and
Xcode are trademarks of Apple inc. All other product or service
names are the property of their respective owners. Arduino
is a registered trademark of Arduino.